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Chapter1
INTRODUCTION
Hydraulic and pneumatic actuation systems are currently utilized in many aerospace
vehicles. These systems have many drawbacks. Their weight is often quite high because
they require a central pump and a tank with sufficient capacity for fluid storage. Safety
issues are related to the presence of high pressures in these systems and to leaks of
potentially hazardous fluids. These concerns may be amplified in space where outgassing
may decrease seal lifetime. In addition, outgassing and leakage may not be acceptable in
sensitive environments. Hydraulic systems also present problems in the area of reliability
and robustness ( a leak at one point in the system can degrade the performance of the entire
system). Electrohydraulic systems are a decentralized approach for hydraulic systems.
The central pumping system is eliminated in favor of local hydraulic systems pressurized
by smaller pumps, which in turn are driven by electric motors. However, problems with
leaks and outgassing still exist.
Electromechanical actuation systems offer many improvements over these systems.
System reliability and efficiency are increased. The weight of the system can be reduced
through the elimination of the central pump and fluid storage tank. Safety improvements
are possible through the elimination of hazardous fluids and high pressures. Maintenance
and operating costs are reduced as well as check-out and replacement times. Other benefits
of the electromechanical approach are higher bandwidth for servo control, high stiffness,
reduced dynamics between the flight computer and load, and easier redundancy
management.
The Component Development Division of the Propulsion Laboratory at Marshall
Space Flight Center (MSFC) is currently developing a class of Electromechanical Actuators
(EMAs) for use in space transportation applications such as Thrust Vector Control (TVC)
andPropellantControl Valves (PCV). Thesehigh powerservomechanismswill require
rugged,reliable, andcompactpower electronicmodulescapableof modulating several
hundredamperesof currentat up to 270volts. MSFChasselectedthebrushlessdcmotor
for implementationin EMAs. This reportpresentstheresultsof an investigationinto the
applicability of two new technologies,MOS-Controlled Thyristors (MCTs) and Pulse
DensityModulation(PDM),to thecontrolof brushlessdemotorsinEMA systems.
MCTs arenewpowersemiconductordevices,whichcombinethehigh voltageand
current capabilitiesof conventionalthyristorsandthelow gatedriverequirementsof metal-
oxide-semiconductor-field-effecttransistors(MOSFETs)[8]. Conventionalthyristorsare
turnedon by applyinga currentpulseto their gate;however,it maynot be turnedoff by
applying a currentpulse of the oppositepolarity to the gate. Gate-turnoff thyristors
(GTOs)areavailablewhich canbe turnedoff by applyinga negativecurrentpulseto the
gate. However,the amplitudeof this currentpulsetypically might be 1/5of thecurrent
flowing throughthedevice. As aresult,aGTO carrying200A might requirea40 A gate
pulseto turn it off. Thegatedrive requirementsof theMCT aremuchlessthantheGTO
sinceonly a small currentis requiredto turn it off. The combinationof low gatedrive
requirementsandhighcurrentratingsmaketheMCT attractivefor thisapplication.
Comparedto pulsewidth modulation(PWM),PDM hasonly recentlybeenapplied
to the control of induction motors [14]. The commandedsignalsin a PDM systemare
synthesizedusinga seriesof sinusoidalpulsesinsteadof aseriesof squarepulsesas in a
PWM system.A resonantdc link inverteris employedto generatethesinusoidalpulsesin
thePDM system.This inverterpermitszero-voltageswitchingof all semiconductorswhich
reducesswitchinglossesandswitchingstresses[1,2,6,7].
Theobjectivesof thisprojectwereasfollows:
1.Developandvalidateananalyticalmodel (e.g., a SPICEhybrid parameter
model)of theMCT devicewhenusedin highpowermotorcontrolapplications.
2. Design,fabricate,andtestaprototypeelectroniccircuit employingbothMCT
andPDM technologyfor controllingabrushlessDC motor.
This report is organizedasfollows. ThenextchaptercomparesPWM andPDM.
Then theresonantdc link inverter is presentedand its operationdiscussed. Chapter3
presentstheMCT and its operation. An equivalentcircuit andresults from inductive
switching testsarepresentedin this chapter. Thebrushlessdc motor speedservowhich
wasconstructedto testPDM andMCTs isdescribedin chapter4. Theexperimentalresults
obtainedfrom thespeedservoarepresentedin chapter5. Thefinal chaptersummarizesthe
projectandgivessuggestionsfor futurework.
Chapter2
PULSEDENSITYMODULATION AND THE RESONANTDC LINK INVERTER
Oneof theobjectivesof this project wasan investigationinto the applicationof
PDM to the control of brushlessdc motors. This chapter will begin with a brief
comparisonof PWM andPDM. Implementationof aPDM schemerequiresaresonantdc
link inverter,which is derivedfrom a standardthree-phaseinverter by the addition of a
waveshapingcircuit. Analysisandoperationof theresonantdc link inverter will alsobe
described
Pulse Width Modulation (PWM.)
Since PWM has been employed for the control of electric motors for many years
[15], it is very well understood but remains an active research area. A brief description of
PWM will be given with the help of Figure 2.1 which shows a three-phase inverter. This
circuit utilizes insulated gate bipolar transistors (IGBTs) as the switching devices. Note
that the input to this circuit is a "hard" dc source. With this type of source, it is imperative
that the two switches in each leg of the inverter are not turned on together. This condition
is referred to as inverter shoot-through and results in destruction of the semiconductor
switches and is easily prevented by adding delay to the control signals which turn on and
off these switches.
Figure 2.2 shows the type of waveform that is typically produced by the circuit of
Figure 2.1. The voltage Vab, which is plotted in Figure 2.2, is a series of square pulses of
equal height but varying width. Many different schemes have been developed to determine
the switching instants for the pulses [15]. An infinite number of switching instants exist
with this scheme. As a result, both the frequency and magnitude of the voltage Vab may be
controlled very accurately.
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The main disadvantagesof PWM arehigh switchingstressesandhigh switching
losses,particularly in high powerapplications. The semiconductorswitcheshavetwo
typesof losses:switchingandconduction.Thelatterareohmiclossesdueto theresistance
of thedevices. Switching lossesoccurwhena devicetransitionsfrom theon stateto the
off stateandvice versa. Whendriving an inductive load suchasanelectric motor, the
inverter switcheshaveto turnonor off largecurrents.During turnon, thevoltageacross
the inverter switch changesfrom the busvoltage Vs to a small on-statevoltage. The
reverseoccursduring turnoff - thevoltagebeginsat a smallvalueandendsup at thebus
voltage. Thepowerlossassociatedwith thesetransitionsaretheswitching losses.These
losses,of course,will increasewith switching frequency. Another problem associated
with switching an inductive load are voltage spikes. Snubbers may be added to the circuit
of Figure 2.1 to help reduce the switching stresses. The switching losses in the inverter
switches may be reduced by the snubbers, but the overall efficiency remains the same
because the power loss has been transferred from the inverter switches to the snubbers.
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Figure 2.1. Three-phase inverter.
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Figure 2.2. Line-to-line inverter voltage for PWM operation.
pulse Density Modulation (PDM)
The inverter in a PWM system has a fixed dc input voltage as seen in Figure 2.1.
In a PDM system, the inverter input voltage is not constant but oscillatory, resonating to
zero periodically [1,2] as seen in Figure 2.3. All switching of inverter switches takes place
when the input voltage is at zero; as a result, the switching losses are zero. Since the
switching losses are now zero, the switching frequency of the inverter can be increased for
improved circuit performance. In addition, the inverter switches are not subjected to
switching stresses so snubbers are not needed.
The PDM system is not without its problems. The inverter must be controlled such
that its input voltage oscillates to zero each cycle. For the input voltage to return to zero
may require that its peak value be 2.5 to 3 times higher than the bus voltage. The control of
the inverter is more complicated because all switching is synchronized to the zero crossings
of the input voltage, which requires sensing of the input voltage. The number of switching
instants in the PDM system is less than those in the PWM system. As a result, the control
of the desired system variables may not be as accurate as that obtained with a PWM
6
system.This maybeoffsetby thehigherswitchingfrequencywhich canbeobtained with
the PDM system.
Recall that the voltage Vab for the PWM system is a series of square pulses of the
equal height but different widths as shown in Figure 2.2. The input voltage to the inverter
in the PDM system is a series of sinusoidal pulses. Figure 2.4 shows that the voltage Vab
in the PDM system is also a series of sinusoidal pulses. The desired system variables are
now regulated by the density of pulses in Vab. For example, if the current flowing in the
motor is below the desired value, the density of pulses will be increased. Likewise, if the
current is too large, the density of pulses will be decreased.
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Figure 2.3. Three-phase inverter with oscillatory input voltage.
7
Vab
'- t
Figure 2.4. Line-to-line voltage for PDM operation.
The Resonant DC Link Inverter (RDCLI) [ 1,2,5.6.71
The voltage source inverter of Figure 2.1 must be modified to produce sinusoidal
voltage pulses. This can be accomplished with the addition of 4 components as shown in
Figure 2.5. The inductor, capacitor, diode, and switch form a waveshaping network to
produce the sinusoidal voltage pulses at the input to the inverter. The circuit in Figure 2.5
is referred to as a resonant dc link inverter (RDCLI).
The operation of the RDCLI will now be described. Assume that switches S 1-$6
are open and that the voltage across the capacitor C is zero. Switch S is now closed and
current begins to increase in the inductor. After a certain time period, switch S is now
opened. The dc source, inductor, and capacitor form a resonant circuit. The voltage across
the capacitor now begins to increase sinusoidally, reaches a peak value, and then returns to
zero. When the voltage across the capacitor tries to go negative, the diode in parallel with
switch S turns on clamping the inverter input voltage to zero. At this point, switch S is
again turned on holding the inverter input voltage at zero while the current in the inductor
builds up again. Switches S 1-$6 change states during the interval that the inverter input
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Figure 2.5. Resonant dc link inverter.
voltage is clamped at zero. Switch S is switched at zero voltage except for the first time it
is opened.
The section of the circuit between the dc voltage source Vs and the inverter is
referred to as the link. The characteristics of the link will now be described using the
equivalent circuit of Figure 2.6. In this circuit, the load is treated as a constant current
source for analysis purposes. This is a valid approximation because the frequency of the
link quantities is much faster than the frequency of the motor current. The assumed
positive direction of the current source Ix is as indicated in this figure. Note that it is
possible that the numerical value of this source could be negative depending on the status of
switches S 1-$6.
The equivalent circuit of Figure 2.6 can be described by two modes of operation.
The first mode corresponds to switch S being closed and is described by the circuit of
Figure 2.7a. An open switch S characterizes the second mode, which is represented by the
circuit of Figure 2.7b. For mode 1, assume that the inductor current iL has an initial value
of ILA. Equation (2.1) gives the solution for the inductor current in mode 1. The capacitor
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voltage vc is zero during this mode because switch S is closed. The value of the inductor
current at the end of this mode will be designated IL0 and depends on Ton, the on time for
switch S.
_ Vs
iL (t)- ---_-t + ILA (2.1)
Analysis of Figure 2.7b yields the following equations for the inductor current iL
and the capacitor voltage vc [3,4]. The parameters in these equations are described below.
iL (t) = lx + e-at[ [ ILO - Ix ]c°stot + 2vs -( Ix2toL+lLO )R sintot I
(2.2)
I 1 e_atVc(tl=(vs-lxR) sin(tot+O) 1 (ILO-Ix)Zr e-at+ _-_2 sinmt (2.3)
Z r = L_cc ot = R/2 L
e=cos-l( ) tot= Y4- 
A plot of the normalized capacitor voltage for a given set of parameters is given in Figure
2.8. Equation (2.3) is normalized by the source voltage Vs for this plot. Note that the
positive peak voltage reaches approximately twice the source voltage. Recall that to achieve
zero-voltage switching the capacitor voltage must go negative so that the diode will clamp it
at zero. The normalized capacitor voltage of Figure 2.8 does go negative for this example
indicating that the link will operate properly.
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Figure 2.6. Link equivalent circuit.
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Figure 2.7. Equivalent circuits for two modes of link operation:
(a) switch S open and (b) switch S closed.
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Figure 2.8. Plot of normalized capacitor voltage versus cot.
Two parameters of interest for the capacitor voltage are the positive and negative
peak voltages. The positive peak voltage is of interest because it determines the voltage
rating of the motor supplied by the RDCLI. Of more importance is the negative peak
voltage because it indicates that zero-voltage switching is occurring. Using calculus,
equation (2.3) may be solved for the times at which the positive and negative peak voltages
occur. These times are given in equations (2.4) and (2.5) [3,4].
O_tmax = rt + tan -1 2 1_-_2 (Ix -ILO)Zr
2V s - (I x + ILo)R
(2.4)
COtmin = 2/c + tan -1 2aJl- _2 (i x _ IL O)Z r
2V s - (I x + ILo)R
(2.5)
12
The normalized positive and negative peak capacitor voltages can be calculated by
substituting the times obtained from equations (2.4) and (2.5) into equation (2.3). Figure
2.9 shows a plot of these normalized peak values as a function of the normalized value of
the initial inductor current IL0. The circuit parameters used for this plot are the following:
Vs = 1.0 L = 3.0 C = 1.0 R = 0.05 Ix = 1.0
6.0
5.0
4.0
¢:_ 3.0
2.0
"_ 1.0
_ 0.0 -
Z -2.0 /_" ,,s IS
tstj SSJS
-3.0 s s
-4.0
Normalizedinitial inductorcurrent
Maximum capacitor
voltage
Minimum capacitor
voltage
Figure 2.9. Plot of the normalized maximum and minimum capacitor voltages as a
function of the normalized initial inductor current ILO.
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The positive peak or maximum capacitor voltage has a minimum value of
approximately2.0 whenIx=IL0. This canalsobedeterminedby inspectionfrom equation
(2.3). The maximum voltage increasesasthe difference betweenIx and IL0 and can
becomequitelarge. Referringto thecircuit of Figure2.6,thedifferencebetweenthetwo
currentsflows into thecapacitor;theamountof energystoredin thecapacitorandthusthe
capacitor voltage increaseswith this current difference. A more important result is
demonstrated by the plot of the negative peak or minimum capacitor voltage. For values of
current difference (Ix-IL0) very small, the normalized capacitor is not negative but positive
which indicates that zero-voltage switching is lost.
One circuit adjustment to ensure that the capacitor voltage will go negative is
through the on time of the switch S. As stated previously, the value of the inductor current
at the end of mode 1, IL0, depends on the on time Ton. The current difference depends on
both the load current and the inductor current; therefore, a particular on time may not
provide zero-voltage switching over a wide range of load currents. It is possible through
experimentation to select an on time which does permit zero-voltage switching.
Figure 2.9 illustrates one problem for this circuit as a component in the EMA
system. This system will operate from a 270 Vdc bus. Depending on the load current, the
peak value of the capacitor voltage may reach values on the order of 550 V. The power
system for the EMA is not allowed to have this type of overvoltage. One possible solution
to this problem is to somehow clamp the capacitor voltage at some prescribed level. This
can be accomplished with the addition of an active clamp circuit to the RDCLI [2] as shown
in Figure 2.10. The switch S, which was shown in an earlier circuit, is not included in this
figure. Its function of charging the inductor and holding the inverter input voltage at zero
may be performed by switch pairs S1-$4, $2-$5, and $3-$6. Recall that this was not
permitted in the PWM inverter; it is permissible here because of the inductor L.
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Figure 2.10. Resonant dc link inverter with active clamp circuit.
The RDCLI with active clamp circuit works as follows. Assume that the capacitor
Cc is charged some value (k-l)Vs where k > 1. Charging of the inductor is initiated with
the closing of one of the three switch pairs: S1-$4, $2-$5, or $3-$6. After the inductor
current has increased to the desired value, one of the switches in the pair is opened and the
capacitor voltage begins to increase as before. When this voltage reaches kVs, the diode in
anti-parallel with switch $7 turns on clamping the capacitor voltage at kVs. Energy is now
transferred from capacitor C to capacitor Cc. While current is flowing through this diode,
switch $7 can be turned on at zero voltage. Current will flow from C to Cc and then
reverse and flow through $7. Switch $7 is held on until the amount of energy transferred
from Cc to C equals that transferred from C to Cc. Switch $7 is turned off under current
but at zero voltage so that the switching losses are zero. Since the same amount of energy
taken out of the dc link is returned from Cc to the link, the capacitor voltage will continue to
decrease until it reaches zero at which time the diodes in the inverter will clamp.
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The capability of clamping thedc link voltagehasnot beenachievedwithout a
penalty. Additionalcircuit componentshavebeenaddedwhichwill decreasetheefficiency.
Circuit operationis nowmorecomplexbecauseof theextraswitch. Sincek cannotbeless
than1.3[2], thelink voltagemaynot fall within thevoltagerestrictionsfor theEMA.
An alternativecircuitfor clampingthelink voltageattheinputvoltagevalueis given
in Figure2.11. Thiscircuit is referredto asthebuckoutputRDCLI [2]. Theconstantk is
lessthan1for thiscircuit. Theoperationof thiscircuitwasnot investigatedin thisproject.
01
v
$1 }t'S2 I,
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1 1
l'S3 kk
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I,
Figure 2.11. Buck output resonant dc link inverter.
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Chapter3
MOS-CONTROLLEDTHYRISTORS(MCT) [8]
The thyristor or SCR (silicon-controlled rectifier) was developedby General
ElectricResearchLaboratoriesin 1957[15]. It is oneof theoldestpowersemiconductor
devicesandwasoneof thekey elementsin theevolution of thepower electronicsfield.
Even thoughmanypower semiconductordeviceshavebeendevelopedsince 1957,the
thyristor still has the highestpower-handlingcapability. The thyristor is turned on by
applyingapulseof currentto thegateof thedeviceat whichtimeit latcheson. It cannotbe
turnedoff by applyingacurrentpulseof oppositepolarity to thegate;thecurrentflowing
through the device must be reduced below a minimum level or the device must be reverse
biased to cause it to turn off. Gate-turnoff thyristors (GTO) are available which can be
turned off by applying a negative current pulse to the gate. The amplitude of this current
pulse, however, typically might be 1/5 of the current flowing through the device. For
example, a GTO carrying 200 A might require a 40 A gate pulse to turn it off.
The desire to have a power semiconductor device which has the power-handling
capability of the thyfistor and can be turned on and off quite easily led to the development
of the MOS-Controlled thyristor (MCT) by Harris Semiconductor [8]. The Metal Oxide
Semiconductor Field Effect Transistor (MOSFET) is a semiconductor device which has
extremely low gating requirements. The gate structure of the MOSFET has been integrated
with a bipolar device to produce the Insulated Gate Bipolar Transistor (IGBT). The same
concept has been employed in the MCT - a MOSFET gate structure has been integrated
with a conventional thryristor. As a result, the MCT retains the high voltage and current
capabilities of the thyristor while its turn on and turn off are easily controlled by the
application of a small positive or negative current pulse to its gate. These characteristics
make the MCT attractive for high power applications.
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This chapterdiscussessomeof thecharacteristicsof theMCT. A four transistor
analogcircuit is usedtodescibeits operation.A SPICEmodeldevelopedbyHarrisfor this
analogcircuit is given. TheMCT hasbeentestedin an inductiveswitching testand the
resultsarepresented.Thegatedrivecircuit usedin thetestingis alsogivenin thischapter.
The MOS-Controlled Thyristor (MCT)
Figure 3.1 shows the symbol for the MCT with gate, cathode, and anode terminals
labelled. This symbol is for a P-MCT - a device which has a blocking region that is P-
type. The first devices produced by Harris are P-MCTs because an N-channel Off-FET
can turn off 2 - 3 times the current density than a P-channel Off-FET [8]. Even though P-
type devices are currently the only devices available, Hams is in the process of developing
N-type devices designated as N-MCT's.
Cathode
Gat __ 
" Anode
Figure 3.1. P-MCT symbol.
The operation of conventional thyristors has often been described in terms of a two
transistor analog circuit [15]. The addition of two MOSFET transistors to this analog
circuit yields a circuit which can be used as an aid in describing the operation of the MCT.
This MCT analog circuit is shown in Figure 3.2. The NPN and PNP bipolar transistors
are the components in the analog circuit for the conventional thyristor. The circuit of
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Figure 3.2containsaP-channelanda N-channel MOSFET. The application of a negative
gate-to-anode voltage turns on the P-channel MOSFET which causes the MCT to turn on.
This is equivalent to the application of a gate pulse to the gate of a conventional thyristor.
The P-channel MOSFET is often referred to as the ON FET. MCT turn off is
accomplished by the application of a positive gate-to-anode voltage, which turns the N-
channel MOSFET on. With the N-channel MOSFET on, base current is shunted away
from the PNP bipolar transistor turning it off. This N-channel MOSFET is referred to as
the OFF FET. Operation without a gate-to-anode voltage is not recommended because the
input terminals of the conventional thyristor structure are not terminated.
GATE
CATHODE
t t
ANODE
Figure 3.2. P-MCT analog circuit.
Appendix A contains a data sheet for an MCTA75P60 MCT. This device is a P-
channel MCT which has a continuous current rating of 75 A and a rated blocking voltage of
600 V. Two points of interest from this data sheet are the peak reverse voltage and the
peak controllable current. Since the MCT is not designed to be a reverse blocking device,
the peak reverse voltage for the MCTA75P60 is only 10 V. Utilization of these devices in
19
anacapplicationwill requirethatadiodebeconnectedin serieswith thedevice. Thepeak
controllablecurrentfor theMCTA75P60is 120A. Attemptsto turn off morecurrentthan
thiswill possiblydestroythedevice.
Oneof theobjectivesof thisworkwasto developandvalidateananalyticalmodel
for the MCT. Validation of the MCT model hasnot beenpossibledue to the limited
numberof deviceswhich couldbeobtained.Approximatelyeight deviceswereobtained
from NASA/MSFC andanothereight wereleft over from a previousresearchproject at
AuburnUniversity onhigh temperaturecharacterizationof MCTs. Sincesix devicesare
neededfor a three-phaseinverter,only a smallnumberof thesixteentotal deviceswere
availablefor testing. As aresult, it wasnot possibleto performdetail devicetesting in
orderto validateadevicemodel.
Otherresearchers[9-13, 16] have studied the MCT and proposed models for it.
The SPICE model presented here was developed by Harris Semiconductor. The reader is
referred to Section 3 of [8] for more detail.
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Figure 3.3. P-MCT SPICE Subcircuit and +150°C Device Constants [8].
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Inductive Switching Test
One test which was performed on the MCT's was the inductive switching test.
This test allows examination of MCT performance under hard switching conditions. The
test setup is shown in Figure 3.4. The input voltage is shown as negative since the MCT is
P-type. For this test, the MCT is switched at different frequencies with different
resistances and inductances, and the device voltages and current are monitored with an
oscilloscope.
Gate
R
L
Bu,
w
_ Cathode
[ _ Anode
Figure 3.4. Inductive switching test circuit.
2I
Thegate-to-anodevoltagefor theMCT is providedby thedrive circuit of Figure
3.5. The555 timer is connectedin theastablemodewith two potentiometerssothat the
frequencyandduty cycleof thedrive signalmaybevaried. The 1f_ resistorconnectedto
thegateof theMCT influencesits turn-onandturn-off times. The 10kf2 resistorprovides
a continuousconnectionbetweengateand anodeof the device. The 2222 and 2907
transistorsactasa buffer to providecurrentto turntheMCT onandoff rapidly. Whenthe
outputof the555timer is high,the3904is turnedonwhichpulls thebaseof the3906low
turning it on. With the 3906on, +V is tied to the 2222 turning it on and supplying a
positivevoltagebetweenthegateandanodeof theMCT turning it off. For a low 555timer
output, the 3904is turnedoff which suppliesa positivevoltageto the baseof the 3906
turningit off. A negativevoltageis thenappliedto thebaseof the2222/2907combination
turningon the2907andapplyinganegativevoltageto thegateof theMCT turning it on.
The2.2k_ resistorslowsdowntheturnonof theMCT becauseit slowsdowntheturn on
of the2907. The0.001_tFcapacitorin thebasecircuit of the3906increasestheswitching
speedof thisdevice.
Figure3.6showsthegate-to-anodeandanode-to-cathodevoltagefor thecircuit of
Figure3.4. Thetoptraceshowsthegate-to-anodevoltagewhichalternatesbetween+15V
and-15V ata frequencyof approximately20kHz. Whenthegate-to-anodeis negative,
thedeviceisonasindicatedby ananode-to-cathodevoltageof appoximately0 V. A
positivegate-to-anodevoltageyieldsananode-to-cathodevoltageof approximately70V,
which is thevalueof VBUSfor this test. Notethatthereisavoltagespikeon theanode-to-
cathodevoltageat turnoff dueto theinductiveload.
Figure3.7givesamoredetailedwavefomafor theturn-off conditions.TheMCT
turnsoff in approximatelyl_s asmeasuredfrom thepoint wherethegate-to-anodevoltage
goespositive. Notethatthevoltagespikeon theanode-to-cathodevoltagereachesabout
110V for thiscase.Figure3.8showstheturn-onwaveformsfor thesameoperating
conditonsasFigures3.6and3.7. NotethattheMCT turnsonveryrapidlyoncethegate-
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to-anodevoltagereacheszero,whichhappensin about450ns after the gate-to-anode
voltage begins to decrease.
Figure 3.9 contains a plot of the cathode-to-anode voltage and the current flowing
through the MCT for a different load level than used for Figures 3.6-3.8. VBUS for this
test was 75 V and the load resistance was 15 f_; the switching frequency was
approximately 25 kHz. Note that the device turns off with about 15 A flowing through it.
A voltage spike of about 50 V is generated at turn off.
555
Timer
2_
+V +V
906
_0kC_ ..... '- I
2.2 kO
7-Z
-V
Figure 3.5. MCT gate drive circuit.
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Figure 3.6. MCT inductive switching waveforms
Top trace: Gate-to-anode voltage
Bottom trace: Anode-to-cathode voltage
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Figure 3.7. MCT inductive switching waveforms at turn off.
Top trace: Gate-to-anode voltage
Bottom trace: Anode-to-cathode voltage
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Figure 3.8. MCT inductive switching waveforms at turn on.
Top trace: Gate-to-anode voltage
Bottom trace: Anode-to-cathode voltage
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Figure 3.9. MCT inductive switching waveforms.
Top trace: Cathode-to-anode voltage
Bottom trace: Device current
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Chapter4
EXPERIMENTAL SETUP
This sectionof thereportdiscussestheexperimentalsetupof theproject. First a
resonantdc link inverter wasbuilt. This inverter wasthenusedto drive a brushlessdc
motor in anopenloop system.A controlloopwasthenaddedto thesystemimplementing
pulse-densitymodulation(PDM)to controlthespeedof themotor.
Thg Resonant DC Link Inverter
The purpose of the resonant dc link is to provide an input voltage that periodically
resonates to zero volts for the three-phase inverter bridge. The circuit diagram of the
resonant dc link is shown in Figure 4.1 with the control electronics in block diagram form.
The primary components of the resonant dc link are a dc voltage bus, an inductor, a
capacitor, and a shunt switch. The dc bus is produced by rectifying a three-phase source
and using a large filter capacitor to hold the voltage as constant as possible. Two 1 t.tF, oil-
filled GE capacitors were connected in series to produce a resonant capacitance of 0.5 I.tF.
A 45.5 I.tH, 0.29 f_ air-core inductor was used as the resonant inductor. The shunt switch
S is an IRGPC40U 600V/40A IGBT with a IN3913 diode in anti-parallel. Switch $7 is an
IRF250 MOSFET that is used to initialize the start-up of the resonant dc link.
As mentioned in chapter 2, the resonant link provides an oscillatory input for the
inverter to allow for zero voltage switching. The circuit in Figure 4.1 accomplishes this
task in the following manner. When the manual switch ST is turned on, the output Q of the
latch goes from low to high (0V to +15V) to turn the switch $7 on. Simultaneously, the
output Q' of the latch goes from high to low (+15V to 0V). This signal is differentiated to
give the 555 timer the proper trigger signal. When triggered, the 555 timer turns the shunt
switch S on for a set amount of time. With switch S on, the capacitor is shorted and the
current in the inductor increases linearly. When switch S is turned off, the voltage across
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thecapacitor ingsup to about2Vs andbackto zero. This voltage is sensed by the voltage
dividing resistors and fed back to the zero-voltage detector. When the input to the zero-
voltage detector reaches zero volts the output goes from high to low (+15V to 0V). This
signal is differentiated and sent to the 555 timer to turn switch S on and the process repeats.
S
IGATE
Figure 4.1 Circuit diagram of the Resonant DC Link.
Figure 4.2 shows the circuit diagram of the resonant dc link with the electronic
components pictured in detail. An LM555 timer, connected in the monostable mode, was
used to control the switching of the shunt switch S. In the monostable mode, the LM555
timer requires a trigger signal that goes from Vcc to less than 1/3 Vcc in a time span less
than that of the on time of the output signal. In this circuit, the LM555 timer is triggered by
the Q' output of the latch on start-up and by the output of the zero-voltage detector
thereafter. These signals are not fast enough to trigger the LM555 timer properly; therefore,
the differentiators are needed to process these signals to the proper form for the LM555
timer. The zero-voltage detector was constructed using an LM311 operational amplifier
comparator. The output of the zero-voltage detector is Vcc when its input is greater than
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5V
CD4011
+lSv___l NAND GATES
.O01uF
+15V +15V
.O01pF
Figure 4.2 Circuit diagram of the resonant dc link with electronic components.
zero and 0 when its input is less than zero, thus triggering the LM555 timer when the
resonant dc link reaches zero volts.
The drive circuit used for both the MOSFET and the IGBT shunt switch is seen in
Figure 4.3. The drive circuit consists of a complementary pair of bipolar transistors
(PNP=2N2907 and NPN=2N2222), that creates a current amplifier to drive the power
switch. A 10 fl 1/4 watt resistor is placed in series with the gate of the power switch to
limit the rise of the gate to source signal. A 10 kf2 1/4 watt resistor is connected from the
drive output to ground to provide a current discharge path.
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Figure 4.3 Drive circuit for the resonant switch S and the synchronizing switch $7.
The Inverter Bridge
One of the main objectives of this project was to study the performance of MOS-
controlled thyristors (MCT's) in 3-phase inverter operation. MCT's were found to be
much more expensive and more difficult to obtain than IGBT's. Because of this, two
inverter bridges were constructed; one with IRGPC40U 600V/40A IGBT's and 1N3913
diodes in anti-parrallel and another with MCTA75P60 600V/75A MCT's and MUR
3040PT diodes in anti-parrallel. The complete system was first designed and constructed
using the IGBT inverter bridge. When this system was completed successfully, the MCT
inverter bridge was then added to study the system operation using the MCT inverter
bridge. Figure 4.4 shows the circuit diagram of the inverter bridge with IGBT's as the
power semiconductor devices.
For the circuit configuration of that seen in Figure 4.4, special design
considerations are required for the drive circuits for the power switching devices. The
drive circuit for one leg of the IGBT inverter is shown in Figure 4.5. The IGBT's used are
N-channel devices which require a positive gate-to-emitter signal to turn the switch on.
The emitters of the bottom switches $4, $5, and $6 are connected to ground in the circuit,
so the drive circuit for these switches is straightforward. However, the emitters of the top
switches S1, $2, and $3 are not at the same potential. For the bottom switches, drive
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Figure 4.4. Circuit diagram of the inverter bridge with IGBT's.
circuits similar to that seen in Figure 4.3 with the addition of an optocoupler are used.
Bootstrap drive circuits are needed for the top switches to solve the problem of the floating
emitters. The bootstrap capacitor charges up to the voltage of the emitter of that particular
switch plus 15V. When the control signal is sent to the drive circuit of one of the top
switches, the gate-to-emitter signal will always be 15V. HP2211 optocouplers are used in
the drive circuits to isolate the control circuitry from the high power elctronics.
The MCT's are P-channel devices which requires a -15V gate-to-cathode signal to
turn them on and a +15V signal to turn them off. For the MCT's the cathodes of the top
three switches share a common point in the circuit while the cathodes for the bottom three
switches do not. A bootstrap circuit that would provide the positive and negative voltage
needed to drive the MCT would be very complicated so isolated power supplies were used
here. The drive circuit used for the MCT is seen in Figure 4.6.
30
+1 5v
Vlink
Control
Signal 1
22_
2.7K_]
8
Control
Signal 4
2 HCPL2211 18
| +
±
ill 1_
o72._
29 _10KCI
Figure 4.5. Drive circuit for one leg of the IGBT inverter.
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Figure 4.6. The drive circuit for the MCT.
Br0_hlcss DC Motor
A Reliance 5 Hp, 4000 RPM, 30A, 290V brushless dc motor was used in this
experimental system. First, an open loop system was constructed where the resonant dc
link inverter provided the input voltage to stator of the brushless dc motor. Figure 4.7
shows the open loop system for the resonant dc inverter driven brushless dc motor.
v
TO SWITCHES
S 1,S2,S3
L
i
TO SWITCHES
$4,$5,S6
HALL EFF
SIGNALS (B_cU! 3TOR]
Figure 4.7. Open loop resonant dc link inverter driven brushless dc motor system.
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A brushless dc motor has a stator similar to that of a three-phase induction motor
and the rotor contains permanent magnets. The rotor also contains hall effect sensors that
feed back signals to the control sytem. These signals are decoded to control the inverter to
provide the proper phase sequence for the input stator voltage. Figure 4.8 shows the hall
effect signals and the corresponding phase currents for this brushless dc motor.
The decoded hall effect signals provide the control signals for the inverter switches.
Figure 4.9 shows the hall effect signals with the corresponding inverter switching signal.
It can be noticed from Figure 4.9 that at any time only two of the inverter switches are
conducting. Figure 4.10 shows the applied stator voltage when the corresponding pair of
inverter switches are conducting.
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dc motor hall effect signals with corresponding phase currents.
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Figure 4.9. Brushless dc motor hall effect signals with corresponding switching signals.
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SWITCHES CONDUCTING
$1 &S5
$1 &S6
S2 & $4
$2 & $6
$3 & S4
S3 & $5
PHASE VOLTAGE
+ Vab
- Vca
- Vab
+ Vbc
+ Vca
- Vbc
Figure 4.10. Stator voltage applied when pairs of switches are conducting.
The hall effect signals were decoded using a CD4028 BCD chip and logic gates.
The brushless dc motor hall effect signal decoder is shown in Figure 4.11. The hall effect
signals are first run through a D flip-flop whose clock signal is the drive signal for the
shunt switch of the resonant dc link. This ensures that all switching takes place at zero
volts. In other words, when the hall effect signals change states, the control circuitry waits
until the next zero voltage crossing before any switching is performed.
HALL
SIGNAL A
HALL
SIGNAL C
D qCD401
-]CLK
' IDCD401
CLK
CD401
--'ICLK
m
A
B
C
CD4028
D
TO SWITCH 1
ITCH 2
3
TO SWITCH 4
TO SWITCH 6
RESONANT DC LINK
SHUNT SWECH
DRIVE SIGNAL
Figure 4.11. Halleffectsignaldecoderforthe brushlessdcmotor.
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Speed Control Loop Using Pulse-density Modulation
The speed of the brushless dc motor is dependent on the applied input stator
voltage. Speed control of the brushless dc motor was accomplished with the
implementation of pulse-density modulation (PDM). PDM produces the switching signals
for the power semiconductor devices of the three-phase inverter bridge to control the stator
voltage of the brushless dc motor, thus controlling the speed of the motor. The block
diagram of the PDM control system for the brushless dc motor is shown in Figure 4.12.
This system is simply the open loop system as seen in Figure 4.7 with the addition of three
current loops and one speed loop that performs the PDM to control the speed of the motor.
Wref
I ual
Figure 4.12.
E
TO SWITCHES 1
$4,S5,$6
PDM control system for a brushless dc motor.
Pulse-density modulation controls the input stator voltage of the brushless dc motor
by controlling the switching of the three-phase inverter bridge. From Figure 4.10, it can be
seen for the open loop system that at any time only two inverter switches are conducting.
PDM is implemented to further control the inverter switching to not only control which
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phasevoltageis appliedbutalsotheamountof voltageappliedto thestatorof thebrushless
dcmotor. To illustrate,considerwhenswitchS1and$5areconductingandapositiveVab
is appliedto the statorof themotor. If during this 1/6thof thecycle, switch$5 is turned
off, the appliedvoltageVabwould bezero. Likewise,if during theperiodwhenswitches
S1 and$6 areconducting, switch$6 is turned off, the voltage applied would bezero.
Similarly, for all switchingcombinationsseenin Figure4.10, the voltageappliedcanbe
controlledby switchingthecorrespondingbottomswitch,switch$4, $5,or $6, onor off.
Thus,by "toggling" theproperbottomswitchof the inverterthespeedof thebrushlessdc
motorcanbecontrolled.
Thecontrolsystemseenin Figure4.12comparestheactualspeedof themotor to a
speedreferenceto produceanerror signal.This errorsignalis appliedto a PIcontrollerto
createa currentreference.This currentreferenceis comparedto eachof thethreephase
currentsand the differenceis a currenterror signal for eachphase.If the currenterror
signal is abovezero, thedigitizer outputsa logical one,and if thecurrenterror signal is
belowzerothedigitizeroutputsa logicalzero. Theresonantpulsehold(RPH) is simply a
D flip-flop that is clockedby thedrive signalof theshunt switch to ensurezerovoltage
switching. TheRPHoutputandtheopenloopdrive signalsfor the bottomswitchesare
combinedwith logic gatesto producethePDM drive signalsfor the inverterswitches$4,
$5, and $6. This producesthe "toggling" effect for the bottom switchesas mentioned
above. SwitchesS1,$2,and$3 aredrivendirectlyby thedecodedhall effectsignalsfrom
thebrushlessdc motor.
Figure4.13is thecircuit diagramfor thesummingop-ampandthePI controllerof
thePDM controller. A 500kI2 potentiometerconnectedbetween+15Vandgroundcreates
thespeedreferencevoltagetlJref.The summingop-ampwasconstructedusinganLF351
operationalamplifier. Thesummertakesthedifferenceof thespeedreference,Ulre_,and
the actual speedfed back from the motor's tachometer. The PI controller was also
constructedwithLF351 operationalamplifiers. ThePIcontrollerconsistsof an LF351
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Figure 4.13.
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Circuit diagram of the summer and PI Controller for the PDM control
op-amp connected as an integrator in parallel with an LF351 op-amp connected as a
constant gain. Since both the integrator and gain are connected with an inverted output, a
third op-amp is needed to invert the combination of these two signals. The output of this
op-amp is the current reference Ire_, which feeds into the individual phase current loops of
the control system as seen in Figure 4.14.
The three summing op-amps for the phase current control loops seen in Figure 4.14
were also constructed using LF351 op-amps. These summers take the difference of the
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currentreference,Iref, and the actual current. Micro Switch CSLA1CD linear current
sensors were used to measure the actual current for each phase. Since this is a balanced
three-phase system, the actual current for phase c can be calculated from the phase a and b
currents. However, we used current sensors for each phase for simplicity. The difference
of these signals creates the inputs for the digitizers. The digitizers were constructed using
LM311 operational amplifier comparators. These are connected to give an output of 15V
when the input from the summers are above 0 V and an output of 0 V when the input is
below 0 V. The resonant pulse hold (RPH) was accomplished using a D flip-flop. The
clock input to the D flip-flop is the drive signal to the resonant link shunt switch. This
ensures that the output will change states only at a zero voltage crossing, thus creating zero-
voltage switching. The output of the three RPH circuits creates the Phase A, B, and C
PDM signals.
Figure 4.15 shows how the brushless dc motor hall effect signal decoder seen in
Figure 4.11 is modified to accompany the PDM control loop system. The A, B, and C
phase PDM signals are combined with the outputs of the hall effect decoder to create the
PDM drive signals for the inverter signals.
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Circuit diagram of the current loops of the PDM control system.
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Figure 4.15. Circuit diagram of the brushless dc motor hall effect decoder and the PDM
signals, which create the drive signals for the inverter switches.
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Chapter5
EXPERIMENTAL RESULTS
This chapter presentsexperimental results for the pulse-density modulated
brushlessdc motor speedregulatedsystem. The resultsare presentedin the form of
oscilloscopetraces. Theoutputof theresonantlink is first shown. The resultsof the
brushlessdc motorrunning in bothopen-loopoperationandclosed-loopPDM operation
arealsopresented.Inverterpowerswitchdrive signalsareshownto illustratethe PDM
operationthatis discussedin Chapter4.
Figure 5.1 showsanoscilloscopeplot of theoutputof the resonantdc link with
the input dcvoltage,Vs, at 100Volts. Thepeaklink voltageis about220Volts, which is
asexpected,a little above2Vs. The resonantfrequency,which is determinedby the
valuesof theresonantinductor and theresonantcapacitor,is 30 kHz with the 45.5ktH
inductorandthe0.5I-tFcapacitor.
It can beseenin Figure 5.1 that the link voltageperiodically resonatesto zero
volts andremainsat zero for a periodof time sufficientenoughto allow all switchingto
beperformed,thuscreatingzero-voltageswitching.
.......z_..a_aJ .....i...s_,ue.al....: ....._ ...._............! ...! ....!......-.......i...............:: .i .............
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Figure 5.1. Resonant DC Link voltage waveform.
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Figure 5.2showsthe hall effect signals,HA, HB, andHC from the brushlessdc
motor andtheir correspondingphasecurrents,IA, IB, andIC. Thefrequencyof the hall
effect signalsandthephasecurrentsarethesameandareproportionalto thespeedof the
motor. Thesehall effect signalsaredecodedto producethe switching signalsfor the
inverterswitches.
• !
....... ; ....... ; ....... : ....... _....... i ....... "_....... "_....... : ........ ;.......
IA : :: i :
............................i..............i i i i .
.... _ ..... ; .... i+ " . _.... _.... _ .... : .... :....... i. + + _....... _ ..... i ..... _...... ! + ' .... " ......
Figure 5.2. Brushless dc motor hall effect signals and corresponding phase
currents.
Figure 5.3 is an oscilloscope plot of one of the hall effect signals and its
corresponding phase current under no load conditions. The commutation of the inverter
switches can be noticed by the dips in the current waveforms half way through the
maximum and minimum points of the waveform. This is a typical brushless dc motor
current waveform for the open loop system.
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Figure 5.3. One phase of the brushless dc motor hall effect signals and its
corresponding phase current.
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Figure 5.4 showsa current waveform of the open-loop system under loaded
conditionswith the IGBT inverter bridge. As you cansee,thepeak current is near 15
ampswhich is significantly larger thanthe no loadcurrentof 2 amperesseenin Figure
5.3
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Figure 5.4. Oscilloscope plot of the phase current under loaded conditions
with the IGBT inverter.
Figure 5.5 shows the current waveform of the loaded brushless dc motor system
with the MCT inverter bridge. No difference in motor performance was noticed between
the IGBT inverter and the MCT inverter.
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Figure 5.5. Oscilloscope plot of the phase current under loaded conditions
with the MCT inverter.
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Figure 5.6depictsacomparisonof inverterswitchingsignals. The top waveform
is a switchingsignalfor an inverterswitchunderopen-loopconditions,or with nocurrent
regulation. The bottom waveform showsthe switching signal for a bottom inverter
switchunderPDM operation. ThePDM currentloop seenin Figure4.14createssignals
that turn eachbottom switchoff whenthecurrentreferenceis exceededand allows the
switch to be turnedonwhenthecurrentfalls below thereference.It canbenoticedthat
this switch is turned on and off quickly creating the "toggling' effect as mentioned
previouslythatcontrolstheinverteroutputvoltage.
......_. ,umaaI:_.....: ...za.v,_al_ .........................
: i_ Vld| v
....... i ....... : ....... > ...................... < .............. i........ --"......
Figure 5.6. Inverter drive signals: (top: open loop operation; bottom: PDM
operation)
Figure 5.7 shows a brushless dc motor phase current during PDM operation. The
control system contains a current regulator loop to produce the PDM which flattens the
current waveform as seen in this figure.
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Figure 5.7. PDM regulated current of the brushless dc motor.
As mentioned above, the speed of the brushless dc motor is proportional to the
frequency of the hall effect signals. Figures 5.8, 5.9, and 5.10 demonstrate the speed
regulation of the system when the mechanical load is increased. It can be noticed that for
the following waveforms the current level increases, showing the increase in load, while
the frequency remains constant, showing constant speed, thus speed regulation is
maintained.
: : : ! _ n.'4dlu : : : i : : _ ! ! ! ! : :
l _.. ":. ..... i ...... _ ....... _:....... i ....... i ...... i..... i..... l ....... i ...... i ...... _,....... i .... _...... _..... i-,. 7 .... _ ..
•
Figure 5.8. Brushless dc motor hall effect signal and current of 2 amperes.
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Figure 5.9. Brushless dc motor hall effect signal and current of 4 amperes.
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Figure 5.10. Brushless dc motor hall effect signal and current of 5 amperes.
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Chapter6
SUMMARY AND SUGGESTIONSFORFUTUREWORK
Theobjectivesof thisresearchproject wereto developandvalidateananalytical
model of the MCT devicewhenusedin high power motor control applicationsand to
investigatethe useof MCTs and pulse-densitymodulationconceptsin the control of
brushlessdc motors. Theunavailabilityof MCTspreventedsatisfactorycompletionof the
first objective.Theresearchersmademanycallsto Harrisrepresentativesto obtainMCTs.
It wasnot until theendof this projectthattheresearcherswereableto obtain anyMCTs
from Harris throughanelectronicsdistributor at a costof $46.50eachwith a minimum
orderof 30pieces. A totalof sixteendeviceswereusedin this investigation:eight were
obtainedfrom NASA/MSFCandanothereightwerefoundatAuburnUniversityassurplus
partsfrom anotherprojectrelatedto high temperaturecharacterizationof MCTs. Sincea
three-phaseinverter requiressix power devices,only a small numberof deviceswere
availablefor testingsothatadevicemodelcouldnotbevalidated. As aresult, thedevice
model presentedin this reportwasdevelopedby Harris Semiconductor[8] and wasnot
validatedin the laboratory. Theinductiveswitchingtestsperformedwith theMCTs were
usedto testthedrivecircuitwhichwasdesignedfor theMCTs andalsobriefly examinethe
"hard"switchingcharacteristicsof theMCT.
The secondobjectiveof this projectwas thedesign,fabrication,and testingof a
three-phaseinvertersystemwhichutilizedpulse-densitymodulationconceptsin thecontrol
of a brushlessdc motor. Thisobjectivewassuccessfullycompletedin the laboratoryand
the testresultsareincludedin thisreport. Two invertersystemswereconstructedin the
laboratory:oneusedIGBTs andtheotherusedMCTs. Becauseof the limited availability
of MCTs, all of the developmentwasdone with IGBTs. The control systemfor the
brushlessdc motor hasa speedloop for speedregulationanda current loop for current
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regulation. Both of thesequantitiesare regulatedwith pulse-densitymodulation. The
experimentalresultsincludedin thisreport demonstratetheapplicability of pulse-density
modulationconceptsto thecontrolof brushlessdc motors. Froma systemviewpoint, the
IGBTs andtheMCTs performedthesame.Thesystemwith theMCTs is morecomplex
becauseof therequirementsof two power supplyvoltages. Oneobservationis that the
MCTs donotseemto beasreliableastheIGBTs atthispointin time.
Suggestions for Future Work
Even though this project has successfully demonstrated the use of the MCTs and
pulse-density modulation to the control of brushless dc motors, several areas of future
investigation still exist. The first of these is more MCT testing. Since it appears that MCTs
are available at high prices and in small quantities, devices could be purchased so that
thorough testing and evaluation could be performed to develop and validate some type of
device model.
The current control system developed in the laboratory at Auburn University
regulates the speed of the brushless dc motor. The electromechanical actuators for TVC
and PCV applications are position servomechanisms. One area of investigation that should
be pursued is the development of a position control system which uses pulse-density
modulation concepts and brushless dc motors.
The spacecraft power system for the EMA system has very strict voltage
requirements due to the corona effect. The nominal bus voltage of this system is 270 Vdc
and cannot exceed 270-300 Vdc during assent into orbit. As discussed in chapter 2 and
presented in chapter 5, the dc link voltage in the current PDM system reaches about twice
the input voltage. As a result, a method for clamping the voltage at the desired level should
be investigated. This may require the addition of some type of voltage clamp circuit to the
current PDM system or the use of a different type of inverter topology.
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Thefinal twoareasof investigation are the use of microprocessor technology in the
control of the brushless dc motor and the application of advanced control algorithms to the
position servomechanism. These might allow improved system performance and better
integration into existing computer systems on the spacecraft.
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SEMICONDUCTOR
._w|l| RCi l| IiTER$1L
DEVELO;? J4E1fTA, •
MCTA75P60
P-CHANNEL
MOS CONTROLLED THYRISTOR (MCT)
MO-Og3
75 Amp 600 Volt
Features l
• MOS Insulated Gate Input
• Gate Turn-Off Capability
• i000 Amp Peak Current Capability
• 120 Amp turn-Off Capability
• Vtm=l.3 V @ I=75 A
The MCTA75P60 is an MOS Controlled SCRdesigned for
switching currents on and off by negative and positive
pulsed control of an insulated MOS gate. It is
designed for use in motor controls, Lnverters, line
switches and other power switching applications.
MCTs allow the control of high power circuits
with very small amounts of input energy. They feature
the high peak current capability common to SCR type
thyristors, and operate at Junction temperatures of
150°C with active switching.
i
u _114OOC
SYMBOL
Development4d type devices or materials are intended for engineering evaJu.*;on.
The type deslgn_Jon and dsta m subject to change unle_ othenNise a_anged. No
obllgstJons _e mumed for no_e of change or manufscture of these devlcos or materials.
MAXIMUM RATINGS,
Peak Off-State Voltage
Peak Reverse Voltage
Cathode Current Continuous@Tc=25"C
@Tc=90°C.
Nonrepetitive Peak Cathode Current
Peak C6ntrclable Current
Gate-Anode Voltage Continuous
Rate of Change of Voltage (Vga = +ISV)
Rate of Change of Current(Vga - -10V)
Power Dissipation Total @T¢-25°C
Power Dissipation Derating Tc>25"C
Operating and Storage Junction
Temperature Range
Maximum Lead Temperature for
Soldering
Absolute-Maximum Values (Tc = 25°C)
VD_ -600
V_ +I0
IC_ 120 .......
IC_ 75
I_M 1000
IW 120 .......
Vo^ ±20
dV/dT .... 10000 .....
dI/dT I000
PT ..... 208
.... 1.67 .......
Tjt TSTO
TL
-- --55 to +150 --
260
V
V
A
A
A
A
V
v/_s
A/_s
W
W/°C
oc
"C
ll_gl
HARR_
_OPMEMTAL MCTA75P60
ELSCTRZCAL CHARACTERISTIC8, At Case Temperature (Tc) - 25"C unless otherwise specified
C_ARACTERISTI_
LIMITS
SYMBOL TEST CONDITION8 UNIT
TTP
Peak Off-State
Blocking Current
Peak Reverse
Blocking Current
On-State Voltage
MIN MAX
IDR _ VAK -- -600V, T c - 150"C --- 3 mA
VQ^ - +ISV Tc - 25"C --- 100 _A
IpaM VAK " +SV Tc - 150°C --- 4 mA
Voa - +I5V
T c - 25"C --- i00 _A
Ic - Ic_, T c - 150"C --- 1.3
V_ V
Vu^ - -10V Tc - 25"C --- 1.4
Io_ Vo^ " ±20V --- 200 nAGate-Anode
Leakage Current
Input capacitance
Output Capacitance
Current Turn-on
Delay Time
Current Rise Time
Minimum on time
Current Turn-off
Delay Time
Current Fall Time
Turn-off Energy
Thermal Resistance
C_ V,K - -20 V Tj - 25°C ...... 11 nF
Vo, - +15 V
C_ TBD nF
t_)i L = 50gH, lc = Ic_ ...... 400 ns
= I_, Vo^ = +ISV,-IOVt_
td(_4
ta
E_
R_c
Tj = 125°C
V,x I -300 V
...... 500 n8
TBD ...... _S
...... 700 ne
m_w
wnw
--- 1.4 _S
--- 15 mJ
.5 .6 °C/W
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Figure 1 - $_|tchtnO Circuit.
Handling Precautions for MCT's
Mos Controlled Thyristors are susceptible to gate-insulation
damage by the electrostatic discharge of energy through the
devices. When handling these devices, care should be
exercised to assure that the static charge built in the
handler's body capacitance is not discharged through the
device. MCTs can be handled safely ff the following basic
precautions are taken:
1. Prior to assembly into a circuit, all leads should be kept
shorted together either by the use of metal shorting
springs or by the insertion into conductive material such
as "ECCOSORB LD26" or equivalent.
2. When devices are removed by hand from their carriers,
the hand being used should be grounded by any suitable
means - for example, with a metallic wristband.
3. Tips of soldering irons should be grounded.
4. Devices should never be inserted into or removed f_om
circuits with power on.
5. Gate Voltage Rating - Never exceed the gate-voltage
rating of Vo^. Exceeding the rated Vc_ can result in
permanent damage to the oxide layer in the gate region.
6. Gate Termination - The gates of these devices are
essentially capacitors. Circuits that leave the gate open-
circuited or floating should be avoided. These
conditions can result in turn-on of the device due to
voltage buildup on the input capacitor due to leakage
currents or pickup.
7. Gate Protection - These devices do not have an internal
monolithic zener diode from gate to emitter. If gate
protection is required an external zener is
recommended.
"Trademark Emerson and Cumming, Inc.
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_EVELOPMENTAL
MCTA75P60
MO-Og3 _oat_ Poc_
R- ,__P
u I
i
A F INCHES
SYMBOL MIN. MAX.
k 0.160 O.200
b O.04B 0.054
C1 0.018 0.022
C2 - O.02B
D 0.615 0.625
• 0.1 t95BSC
• I 0.438RE]:"
E 0.480 0.490
E1 0.155 0.155
F.2 - 0.750
F.3 ! .204 1.224
F 0.057 0.063
lip 0.159 0.163
0 0.II0 0.130
R 0.176 0.186
MILUMKI _c5
MIN. MAX.
4.5B 5.05
1_ 1.37
0.458 0.55B
- 0.71 !
15.62 15.87
2.7813BSC
11.125RE}"
12._0 12.44
3.43 3.93
- 19.05
30.59 31.09
1.448 | .600
4.0:39 4.140
2.BO 3.30
4.47 4.72
_OTES
6
6.8
6.7
NOTES:
I. This package is similar to TO-218
2. Maximum radius 0.050" on all body edges and corners.
3. Tab outline optional within boundaries of Dimensions D and R.
4. Controlling dimension: Inch.
5. Details of Hold-Down Clamp Notch are optional.
6. Lead dimensions and tolerances apply over entire
lead length beyond E2.
7. Includes lead finish.
8. Lead base material thickness only.
TERMINAL CONHZCTIONS
Lead #1 - Gate
Lead #2 - Anode Kelvin
Lead #3 - Cathode Kelvin
Lead #4 - Anode Current
Lead #5 - Anode Current
Mounting Flange - Cathode Current
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Suggested mounling hardware lot JEDEC TO.2ISAC.
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